

# Faculty of Information Technology Electrical and Computer Engineering Department

## DIGITAL INTEGRATED CIRCUITS (ENCS333) Introduction to Microwind and DSCH 3.5

**Prepared by:** 





## > Objective

- Download Microwind and DSCH tools.
- ✤ Identify some icons and components.
- $\clubsuit$  Do some tasks using Microwind and DSCH.

### > Introduction

#### ✤ Microwind:

is a tool for designing and simulating circuits at layout level. allows the student to design and simulate an integrated circuit at physical description level. The package contains a library of common logic and analog ICs to view and simulate.

#### SCH:

is a logic editor and simulator. DSCH is used to validate the architecture of the logic circuit before the microelectronics design is started. DSCH provides a user-friendly environment for hierarchical logic design, and fast simulation with delay analysis, which allows the design and validation of complex logic structures.

### > Downloading microwind3.5 & DSCH3.5

Download the "Microwind 3.5 with DSCH 3.5" folder from following link:

https://drive.google.com/open?id=1nB6mmeM36nudDxUaITYaG82PqU61tTqg

✤ To open the program, follow these steps:

- Extract the folder that you download it.
- Open it. You will see two folders, one for the DSCH and another for the Microwind.
- To open the DSCH program, open "dsch35 full" folder. Then, open "system" folder. After that, you will see the program with name "DSCH35" and its icon
   Dsch35
   Click on it to open the program and the screen will be as the Figure 1 below.
- To open the Microwind program, open "microwind35 full" folder. Then, open "system" folder. After that you will see the program with name "Microwind35" folder. After that, you will see the program with name "Microwind35" and its icon <sup>µ|</sup> Microwind35
   Click on it to open the program and the screen will be as the Figure2 below.

Dsch3.5 le Edit	- exam	iple View	Simi	late	Heln																					-	-	٥	
y 📙 K	>	< <b>7</b> *	<b>a</b>	-		• =	A	-13 -	¢ )	> 🗔	all	€	Q ]	<u>/</u> 8	•	•													
																										Sym	nbol li	br	×
																										Ba	sic /	dvance	d )
																											ŀ #	- <del>^</del>	
																										11	ŀ	. 🗎	
																										₽	> †∕	• †	ł
																										Ð	+ £	) 🏢	1
																										Ð	⊳ C	⊳ ⊅ •	
																											× Ð	⊳ ⊅- ⊾ m	
																										-//- -/	F #	ំដេ ព្រោ	r
																										Đ	, ₽ ₽	, . 	
																											Symb	ollist	



																																_
μ	Microw	ind35 -	exan	nple																										-	٥	×
File	e Viev	/ Edit	Sin	nulate	0	mpile	An	alysis	Help		2 20			1 1/			•															_
2		<b>1</b>	~ 0	1 🖶	e,	e, I	all	ا _گر	<u>م</u>	2° 🧭	- <u>an</u>	<b></b>	A .	1 🖌	= 🛏	∢ ;																
51	ambda																													LU Palett	e	×
0.1	175µm																															-
																																<b>*</b>
																															<u>*****</u>	
																														. 🏂 🛣 👬	лт∿	-
																														Option	s 🖂	0-10
																														Metal 8		0-m
																														Metal 7		**
																														Metal 6	#	• · · ·
																														Metal 5		
																														Metal 4		
																														Metal 2		• •
																														Metal 1		- n -
																														polysili	on2 📕	<b> </b> ⊷
																														Contac		0-m
																														polysi	con 📕	•••
																														P+ Diff	sion 📕	· · · ·
																														N+ Diffe	ision	
																														N Well		
																														Text	A	]
														_																		
We	come to	o Micro	wind	Versio	on 3.5,	autho	or ver	sion											CN	10S 65ni	m genera	l purpos	se - 8 Me	tal copp	er - strai	n - SiON	oxide (1	.00V,2.50	JV)			

Figure 2: microwind35\_tool

### Identify some icons in the Microwind35 & DSCH35

### SCH35 menus:

• Symbol Palette:

Basic logic symbol	Symbol libr ×	Advanced logic symbol library
library Button Light Clock 3-state Inverter Inverter AND gates (2 & 3 inputs) NAND gates (2&3 inputs) NOR gates (2&3 inputs) XOR (2 inputs) NMOS	Symbol libr × Basic Advanced	Ibrary         Vss (Ground)         Vdd (Supply)         Hexa display         buffer         Hexa keyboard         OR gate (2 inputs)         Full D_Latch         XNOR (2 inputs)         Latch
Complex gates (3 & 5 inputs)	Symbol list	PMOS Memory

Figure 3: Symbol list

• File Menu:



### • Edit Menu

	Edit Insert View Si	mulate Help	
Cut elements included \screwing in an area	Undo	Ctrl+Z	
	T Cut	Ctrl+X	
Duplicate elements included in an area	Paste	Ctrl+V	
	Сору	Ctrl+C	
Move elements ncluded in an area	Move	Ctrl+M	
	Rotate Left	Ctrl+L	
elements included	Rotate Right	Ctrl+R	
n an area	🖶 Flip Horizontal	Ctrl+F	
	D Flip Vertical		create a line
	<b>入 Line</b> ――		
Add serve in star	- Connect		Add a connection
schematic diagram	A Text		between lines

Figure 5: Edit menu

#### • Insert Menu





#### • View Menu



Figure 7: View Menu

### • Simulate Menu



- Figure 8: Simulate menu
- List of icons



Figure 9: list of icons

## Microwind 3.5 menus:

### • Palette

	1	high voltage supply	Contact diffn/metal
	Contact metal/poly	⊮ <sup>⊥ </sup> Palette X	Contact diffp/metal
	MOS generator		Contact Metal1/Metal2Add virtual Inductor
	Complex contacts		-Add virtual resistance
Vdd Supply _		—	Add virtual capacitance
	select Option layer	Options Options	Visible node
	select metal8	—— Metal 8 🔳 🕬	Add a suids Add a pulse
	select metal7	Metal 7 👯 🗠	Add a clock
	select metal6	Metal 6 🏦 🗠	ground
	select metal5	— Metal 5 🔤 🖙	5. varia
	select metal4	Metal 4 🚿 🗠	
	select metal3	Metal 3 🌌 🗠	
	select metal2	Metal 2	
	select metal1	Metal 1 +	
		polysilicon2	select contact
		Contact 🖾 🚥	select contact
		polysilicon 📕 🔲	select poly
		P+ Diffusion 📕 🛶	select P_diffusion
		N+ Diffusion	select N_diffusion
		N Well	select Nwell
		Text A	add text to layout

Figure 10: Palette

#### • File Menu



Figure 11: File Menu

### • View Menu

Unselect all layers and redraw the layout		_refresh the screen	L
Fit the window with all the edited layout	View Edit Simulate Refresh	Compile Analy	
Zoom In, Zoom out the layout window	Unselect All View All Zoom In Zoom Out	Ctrl+A Ctrl+Z Ctrl+O	Extract the electrical node starting at the cursor
grid or the cell compiler grid	J²− View electrical Node - ✓ Lambda grid Routing Grid		View one interconnect without extracting the whole circuit
Give the label list Show the navigator window to display the node properties	View Interconnect Label List MOS List Navigator window Zoom window Palette of Layers	Ctrl+l	Give the list of nMOS and pMOS devices Enable the zoom window to pilot large layout
Show the palette of layers the layout macro and the simulation properties	i <sub>9</sub>		
	Figure 12: Viev	w menu	

10 | Page

### • Edit Menu



Figure 13: edit menu

#### • Simulate Menu



#### • Compile Menu



Figure 15: compile menu

#### • Analysis Menu



Figure 16: Analysis Menu

#### • List of icons



### Microwind/DSCH NOR example:

- Open the DSCH tool.
- Click on the NMOS transistor from the symbol library and place it in the editor window. As you see in the figure 16 below.



Figure 18: NMOS transistor symbol

• The same way for PMOS transistor. See figure17.



Figure 19: PMOS transistor symbol

• Instantiate 2 NMOS and 2 PMOS transistors. Then, connect the drains and sources of transistors (Press on the node and then drag)as figure 18.

										1 .					
									· ·	<b>1</b>					
	•			· ·		-	_	-0							
		-								-i ·					
		-	-							1 1					
		-								· ·					
		-	•					•							
								-0							
					•					1					
		-	-											1	
		-	-							•					
		-	-												
		-						Ŧ					ī		
		-				11		_!							
								1			-				

Figure 20: PMOS & NMOS connection

Connect Vdd and GND to the schematic and Connect input button and output LED.
 See figure 19. (you can use clock input)



Figure 21: NOR schematic

- You now have NOR schematic ready.
- Use your logic simulator to verify the functionality of your schematic.
- The next step is to simulate the circuit and check for functionality.
- Click on Simulate -> Start simulation.
- This brings up a Simulation Control Window. Click on the input buttons to set them to 1 or 0. Red color in a switch indicates a '1'. See figures below:



Figure 22: inputs 0,0



Figure 23: inputs 1,0



Figure 24: inputs 0,1



Figure 25: inputs 1,1

• The simulation output can be observed as a waveform after the application of the inputs as above. Click on the timing diagram icon in the icon menu to see the timing diagram of the input and output waveforms.



Figure 26: Timing diagram.

- Simulate your system with your hand calculated transistor sizes.
- Click File -> Make Verilog File. The Verilog, Hierarchy and Netlist window appears. This window shows the Verilog representation of NOR gate. Click OK to save the Verilog as a .txt file.
- Open the layout editor window in Microwind. Click File -> Select Foundry and select Y.rul. This sets your layout designs in Y technology. See figure 25:



Figure 27: technology scaling

- Click on Compile -> Compile Verilog File. An Open Window appears. Select the .txt Verilog file saved before and open it.
- After selecting the .txt file, a new window appears called Verilog file. See Figure 26:

File Vie	w Edit	Simula	te Cor	npile /	nalysis Help	
🗁 📙	of 7	0	<mark>,</mark> ⊕	્ર 📶	🌿 🕨 🤗 프 🥷 A 🏗 媛 🖶 🔸 🗘 א	
5 lambda						
0.225µm					↓↓ Verilog File	×
					// DSCH 3.5 // 94/2016 6.19.59 PM	
					I/ F:ways-dro yeanSecond Semesteriblicit AL IN FEGRALED CIRCUITS (ENCS333)/Microwind+3.5+Mith+DS module nor(in2,in1,out1);	
					input in2,in1; output out1; wire w5;	
					mos #(2) mos_1(out1,vss,in2); // 0.3u 0.07u mos #(2) mos_2(out1,vss,in1); // 0.3u 0.07u pmos #(2) mos_3(out1,vss,in1); // 0.3u 0.07u pmos #(2) mos_3(out1,vss,in2); // 0.007u	
					pmos #(1) pmos_4(w5,vdd,in1), // 0.5u 0.07u endmodule	
					// Simulation parameters in Verilog Format always #2010 in22=in2*	a ser a ser a
					#400 in1=-in1;	
					// Simulation parameters // Iniz CLK 11 // Init CLK 22	
					Compiler Status Compiled cells : 0/4	
					Routed wires : 0 Pads : 0	
					No error	
					Compile Backto editor	· · · · ·

Figure 28: Verilog file window

• Click on Size on the right top menus. This shows up the NMOS and PMOS sizes. Set the sizes according to choice. See figure 27:

µ  Verilog File	×
<pre>// DSCH 3.5 // 9/4/2019 6:19:59 PM // F:Ways-3rd year/Second Semester/DIGITAL INTEGRATED CIRCUITS (ENCS333)/Microwind+3.5+with+DS module nor(in2,in1,out1); input in2,in1; output out1; wire w5; nmos #(2) nmos_1(out1,vs,in2); // 0.3u 0.07u nmos #(2) nmos_2(out1,vs,in1); // 0.3u 0.07u pmos #(2) pmos_3(out1,vs,in1); // 0.3u 0.07u pmos #(1) pmos_4(v5,vdd,in1); // 0.5u 0.07u</pre>	Size Labels Routing Mos size (µm) Width P 0.540 Length P 0.090 Width N 0.180 Length N 0.090
endmodule // Simulation parameters in Verilog Format always #200 in2=~in2; #400 in1=~in1; // Simulation parameters // in2 CLK 11 // in1 CLK 2 2	Compiler Status Compiled cells : 0/4 Routed wires : 0 Pads : 0 No error
Compile ✓ Back to editor	
<b>7</b>   Page	

• Click Compile and then Back to editor in the Verilog File Window. This creates a layout in layout editor window using automatic layout generation procedure.



Figure 30: NOR layout using automatic layout generation procedure

• Add a capacitance to the output of the design. The value of the capacitance depends on your choice. See figure 29:



Figure 31:capacitor insertion

Click on OK. The capacitance is shown on the left bottom corner with a value of 0.016 pF. See figure 30:



Figure 32: showing the capacitor on the layout

Click on the label marked in1 (first input). A window appears. Click on the PWL option in the window. Insert a 01 sequence for that specific input and click on Insert. Then click on Assign. Perform this assignment on the other inputs. See figure 31:

		vdd+ 🖾 🖽	8	µ  Palette >
			Add a Piece-wise-linear	
			Label name : in1	<u>i</u> ≣ <u>⇒</u> ••• •••
			DC Supply   Clock   Pulse   Sinus   Variable   Ground PWL Math	
			Parameters	Metal 6 III +
				Metal 5
			Level 1 (V):  1.200	Metal 4
			See 00110011	Metal 3
			xii3-state.riirandom	Metal 1
			0=Vss, 1=Vdd, 2=HVdd, Insert	polysilcon2
	vss. 🖾	e de la companya de 🖬	Clear Ninver	Contact 🖾 **
			Assign X Cancel Visible in simu	polysilicon 📕 *
	S			P+ Diffusion
				N+ Diffusion
	-1 <sup>1</sup> in2			N Well
				Text A
	out			
- <del>- T</del> 016	6pF			
0.01				

 Click Simulate -> Run simulation. A simulation window appears with inputs and output, shows the propagation delay of the circuit. The power consumption is also shown on the right bottom portion of the window. See figure 32:



Figure 34: simulation window

 If you are unable to meet the specifications of the circuit change the transistor sizes. Generate the layout again and run the simulations till you achieve your target delays.

#### **\*** Design the layout manually:

- Open the layout editor window in Microwind. Click File -> Select Foundry and select Y.rul.
- Vdd and GND rails are of Metal1. The top rail is used as Vdd and the bottom one as GND. Click on Metal 1 in the palette and then create the required rectangle in the layout window. See figure 33:

																_
-																
-	- 0												110.1.1	-		•
-													Palett	6	~	· .
-	- 10												🗢 😨	<b>e e</b>		
													₩, ≣	<u></u> **•	.nn.	
-													* * 👬	ท.น∿	•	
-	- 20											-	Options		e	
-		1										-	Metal 6	Ħ	[⊷]	•
-	- 30-	1											Metal 5		·~	
		1											Metal 4			
		1											Metal 3			
-	- 40												Metal 2		•	
-		1											Metal 1	_	•••	· .
-	- 50	1											polysilic	on2		
		1											Contact			
		1											P+ Diffu	sion	÷	
-	- 60												N+ Diffu	sion		
-		-											N Well			<u> </u>
-	- 70												Text	A		•
-																
	80															
-																
-	· 90															
-																
		4.275	ų.													

Figure 35: add metal1 for Vdd and GND

• The next step is to build the NMOS transistors. Click on the transistor symbol in the palette. Set the W, L of the transistor. See figure 34:



• Then click on Generate device. The source of the transistor is connected to the GND rail. See figures below:





Figure 36: insert NMOS source transistor to the GND

 Create another NMOS and place it in parallel to the first NMOS device. We share the two devices' drain diffusions (by using flip horizontal from edit menu). A DRC check can be run by clicking on Analysis -> Design Rule Checker. See figure 35:

						-			-	
				Þ	$\boxtimes$					
				Þ						
			-							
_										

Figure 37: insert another NMOS device

- The next step is to place two PMOS transistors in series.
- Place the PMOs transistor on layout close to the Vdd rail on the top. To construct two PMOS transistors in series, diffusions are shifted to a side and another poly line is added as second transistor. The diffusion is shared to save area and reduce capacitance. See figure 36:



Figure 38: insert PMOS device to the Vdd

• The next step is to connect the inputs and the output of the two transistors. See figure 37:



- Poly inputs are connected.
- Metal output is connected.
- The next step is to connect the poly to metal1 and then to metal2. The first symbol in the first row of the palette is the poly to metal1 contact. See figure38:



Figure 40: insert poly/metal1 contact

- Then we connect the metal1 to metal2 contact to the previous contact. This is the 4th contact on the first row.
- The next step is to connect the output Metal1 to Metal2. Once again use the 4th contact in the first row. See the figure 39 below:



Figure 41:connect the contact (metal1/metal2)

- Now we connect metal2 to the two inputs and one output and bring them to the top to go out of the cell.
- Observe the two inputs (left & right) and an output (middle) above the Vdd rail in dark blue color. See figure 40:



*Figure 42: connect metal2 to inputs and output* 

Now we label the inputs and output as in1, in2 and out1. Click on Add a Pulse Symbol in the palette (5th from the left in the 3rd row). Then click on the metal2 of one of the inputs. A window appears. Change the name of the input signal. Insert 01 sequences and click on Insert. The click on Assign. Similarly assign the 2nd input a pulse. See figure 41:

				- in	1 .												-	-	-	•	
																	LL Pale	tte		$\times$	
																	💶 🤹	. 🖻	•	<b>8</b>	
		1.1		1.1		1								· ·		-	HC	÷		se .	
		Add a	a Piec	e-wise	e-linea	r									>	<	* * ;	L II. 🤻	īν	•	
		La	abel n	ame	: in2												Optic	ns	$\boxtimes$	0n	
		DC	Supp	ly   C	lock	Pul	se	Sinus	s   V;	ariab	le   Gr	ound	PWL	Ma	ath		Meta	6		¢n	
		Par	ramet	ers													Metal	5		¢я	
		Le	vel 0	(V):	0.000	)					Time	(ns)	0/1/2/»	/r ^			Meta	4		0	
		Lev	vel 1 (	(v):	1.200	)			Į,		0.00	0	0				Metal	3		<u>~</u>	
		∣⊢In	sert s	seque	ence ir	n tab	le				1.00	0	1				Metal	2		0-m	
		s	eq: 1	1000	110						2.00	0	0				polys	ilicon2		0m	
		X	=3-sta	ite, r=	rando	m		Inser	t •=	1	I			~			Conta	ict		¢,я	
			- 1 35,	7-70	iu, 2-r	1700				_	-	Clea	r 🔼 💌	Invert			polys	silicon		<b>~</b> −n	
									1 1							- 1	P+ Di	fusion		¢,n	
				As	sign		×	Cance	el	۲	Visible	e in s	imu			_	N+ Di	fusion		0-m	
																	N We			•	
																	Text		A		

Now select the Visible Node symbol from the palette (7th in the third row). Select it and click on the output. The 'Add a Visible Property' window appears. Change the label name to out1. Select Visible in Simulation. Click on Assign. Now the output is also labeled. See the two figures below:

· ·		
· ·		
	Add simple text × t t m J J V da Label name : out1 Options © • DC Supply Clock Pulse Sinus Variable Ground PWI Math Metal 6 III •	
	Parameters  Wetal 4  Metal 3	
 	"Visible in simu": signal waveform visible at the next simulation "Visible in simu": signal waveform visible at the next simulation Metal 2	~
· ·	polysilicon2 Contact Polysilicon2 Polysilico	
· ·	✓ Assign     ★ Cancel     ♥ Visible in simu     N + Diffusion     ♥       N Well     ₩     ₩     ₩     ₩	-
	Text A ►	

Figure 44: label the output

  	in1 out1 in2	 
1		

Figure 45: inputs & output are labeled

Select Vdd Supply and GND from the palette (third row). Also click on the capacitor (3rd in 2nd row) symbol and add it to the output. Also, extend the pwell into the Vdd Rail. The click on Edit -> Generate -> Contacts. Select PATH and then in Metal choose Metal1 and N+ polarization. See figure44:

	1016pF2			
		<u>Vdd</u>	<u>+</u> · · · 	
			Vss-	

#### Figure 46: full layout

- To run the Simulation of your circuit, click on Simulate -> Start Simulation.
   Depending on the input sequences assigned at the input the output is observed in the simulation. The power value is also given.
- You should know that I didn't depends the rules in the example. I just see you how to deal with the program through an example.
- About the <u>design rule checker</u>, you can take the dimensions of the design in details from help menu. Also, if you want to check the rules click on the design rule checker icon from the icon bar.

## ≻ <u>Notes</u>:

- You can build the MOS transistors then use it in your layout. So, there is many different ways to build your layout manually not only the way that is explained before.
- I want to give you an advice, while the program do the simulation don't try to stop the simulation or close it to avoid the tool damage.
- If you do this example, you can do any example if you know the circuit. I gave you a background about the tool and its use and I hope you take a good utility. Also, I am sorry if there are any mistakes that I don't notice it.
- I attached you below some circuits for different basic gates, see them and try to build them in DSCH & Microwind. Good Luck



Figure 47: 2-input NAND



Figure 48: 4-input NOR



Figure 49: 2-input XOR